



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/603,763	06/26/2003	Hong Chul Kim	8733.856.00-US	4492
30827	7590	08/18/2006	EXAMINER	
MCKENNA LONG & ALDRIDGE LLP 1900 K STREET, NW WASHINGTON, DC 20006			SHANKAR, VIJAY	
			ART UNIT	PAPER NUMBER
			2629	
DATE MAILED: 08/18/2006				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/603,763	<b>Applicant(s)</b> KIM, HONG CHUL	
	<b>Examiner</b> VIJAY SHANKAR	<b>Art Unit</b> 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on RCE filed on June 7, 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 07, 2006 has been entered.

### ***Priority***

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mizutome et al (6,037,920) in view of Mikami et al (6,727,875 B1).

Regarding Claims 1 and 10, Mizutome et al teaches a ferroelectric liquid crystal display (Fig.3-4; Col.2, lines 40-44), comprising: a liquid crystal display (LCD) panel including a plurality of gate lines, a plurality of data lines crossing the plurality of gate lines, and ferroelectric liquid crystal (FLC) material (Fig.3-4; Col.2, lines 40-44; Col.5, lines 14-24), wherein a plurality of liquid crystal cells (Col.5, lines 14-24) arranged in a matrix pattern are defined by the crossings of the gate and data lines ( Column 3, lines 44-67; Col.5, lines 11-25; Col.7, line 56- Col.8, line 21); a gate driving circuit for applying substantially identical scan pulses at least twice to each one of the plurality of gate lines during one frame period of the LCD panel ( Figs.3-7; Col.3, line 45- Col.5, line 25; Col.8, lines 6-26); and a data driving circuit for applying data voltages to the data lines of the LCD panel in synchrony with the scan pulse ( Figs.3-7; Col.3, line 45- Col.5, line 25; Col.8, lines 6-26).

However, Mizutome et al does not teach the liquid crystal display wherein a plurality of thin film transistors connected to the gate and data lines, wherein each liquid crystal cells has a thin film transistor.

Mikami et al teaches the liquid crystal display wherein a plurality of thin film transistors connected to the gate and data lines, wherein each liquid crystal cells has a thin film transistor (Fig.1,; Column 5, line 54- Col.6, line 67; Col.7, line 40- Col.8, line 52 ).

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have incorporated the teaching of Mikami et al into Mizutome et al for getting better gray scale for driving the liquid crystal display .

Regarding Claims 2 and 11, Mizutome et al teaches the ferroelectric liquid crystal display wherein the liquid crystal cell is a Half V-Switching Mode LFC cell (Column 5, lines 14-49; Col.7, line 56- Col.8, line 20 ).

Regarding Claims 3-4, Mizutome et al teaches the ferroelectric liquid crystal display further comprising a timing controller for controlling the data driving circuit and the gate driving circuit and the ferroelectric liquid crystal display wherein the timing controller generates a multiple gate start pulse for causing the gate driving circuit to sequentially generate the scan pulse and for supplying the multiple gate start pulse to the gate driving circuit ( Figs.3-7; Col.3, line 45- Col.5, line 25; Col.8, lines 6-26).

Regarding Claim 5, Mizutome et al teaches the ferroelectric liquid crystal display wherein the multiple gate start pulse is generated at least twice during the one frame period of the LCD panel. ( Figs.3-7; Col.3, line 45- Col.5, line 25; Col.8, lines 6-26).

Regarding Claims 6 and 13, Mizutome et al teaches the ferroelectric liquid crystal display wherein the data driving circuit applies identical data voltages to the plurality of data lines at least twice during the one frame period of the LCD panel. ( Figs.3-7; Col.3, line 45- Col.5, line 25; Col.8, lines 6-26).

Regarding Claims 7 and 14, Mizutome et al teaches the ferroelectric liquid crystal display wherein the data driving circuit maintains a polarity of the data voltage applied to the data lines during the one frame period of the LCD panel. ( Figs.3-7; Col.3, line 45- Col.5, line 25; Col.8, lines 6-26).

Regarding Claims 8 and 15, Mizutome et al teaches the ferroelectric liquid crystal display wherein the data driving circuit inverts a polarity of the data voltage applied to the data lines at least once during the one frame period of the LCD panel. ( Figs.3-7; Col.3, line 45- Col.5, line 25; Col.8, lines 6-26).

Regarding Claim 9, Mizutome et al teaches the ferroelectric liquid crystal display wherein the timing controller includes a memory device for storing data such that substantially identical data voltages are suppliable to the LCD panel at least twice during the one frame period of the LCD panel. ( Figs.3,9-10; Col.7, line 31- Col.8, line 65).

Regarding Claim 12, Mizutome et al teaches the driving method of

Art Unit: 2629

the ferroelectric liquid crystal display further comprising generating a multiple gate start pulse for controlling the scan pulse, wherein the multiple gate start pulse is generated at least twice during the one frame period of the LCD panel. ( Figs.3,9-10; Col.7, line 31-Col.8, line 65).

***Response to Arguments***


5. Applicant's arguments with respect to claims 1-15 have been considered but are moot in view of the new ground(s) of rejection.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to VIJAY SHANKAR whose telephone number is (571) 272-7682. The examiner can normally be reached on M-F 7:00 am - 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, BIPIN SHALWALA can be reached on (571) 272-7681. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read 'Vijay Shankar', with a long horizontal flourish extending to the right.

VIJAY SHANKAR  
Primary Examiner  
Art Unit 2673

VS